Power Amplifier

EE614 : Project Report

Madhumita Pokkuluri (16D070050) Dimple Kochar (16D070010) Bhuyashi Deka (16D070015) Sheetal Gupta (16D070030)

> Supervisor Prof. Jayanta Mukherjee

With help from Vinay Narayane (*Course TA*)

Specifications:


- 1. A power amplifier using AFIC901N for a gain of at least 20 dB at 520 MHz
- 2. The amplifier should have S 11 and S 12 values less than -10 dB and -60 dB respectively

Parameters considered while designing:


- 1. Gain
- 2. Input and Output Matching
- 3. Stability
- 4. Biasing

Schematics:

(i)Complete schematic:




(ii)Source Symbol Schematic:




(iii)Load Symbol Schematic:


		зй	- 54	23 .	-	- 2		- 3	23.	1				. S		•	÷	•	÷4	-8 1	1	÷		۰.	- 23	•	÷	3 S		.8
3		2	2	12	3		3	1	12	2		1		. 17	÷.	2	÷	3	1	172	2	÷	÷.	۰.	.8			а. С		
	<	\subset		<u> </u>			7			7-		-	<u> </u>	\sim	Ý	<u>`</u>			ſ		7		÷	.:	n	·	·	~	_	•
ľ			P1		,	Ċ		ML	.IN		·		5		oft_	060	03F	IS_	JM	198	306	328	Ċ	Ċ				~	-	
		1	Nu	m=1				TL	4					3				-00	TI.	5		· ·					·	· P2	-	~
•				144	•	Subst="MSu						b2"	ŀ	A	۲I_	_NUM=(=06	भुष	Subst≅		Isl	82	1.3	nн	·	•	Nu	im=	-2
2		1		15	2	- 22	3	W=	=1.4	677	' m	m ·		8	\$:	٢	÷.	W	/=wv	vŀ	÷	2	:	-24	:	\$	3 - C		2
2		3 5	1	Var Eqn	1 \	/AR		L=	3.3	cm	·			: 8	÷	:	*	<u>نە</u>	Ŀ	=128	3.70	007	9 m	il -	•					
•				Eqn		AR	3				•			• •	÷	÷	÷	÷					×	Ē		MLC	0C	• •		•
6		÷	5	35	П	I=10	m	m ·	85					8	5	10	÷.			85			\sim			FL2		10.	L-01	
		з¥	4	ः	۷	vwl=	1.4	467	70m	nm.		4		. 2			÷		5	8 .	17	÷	1	L				MSu 77 m		
2		٢	1	155	2		3	÷	15	5	÷			: 8	\$:	٢	÷		10	5	\$	Ċ.	13			9 cr			32
•		•	2	37			;	2	87						2			÷		8 2		÷			12	•	÷			•

(iv) Bias tee at source:






Layout:




Final PCB with smds and SMA connectors:




Simulation Results:


(i)S_11:




It is around -11.6dB which is less than -10dB meeting the requirement


(ii)S_12:








(iii) Frequency plot of S_11, S_12, Gain:




We can conclude from the plot that the gain is greater than 20 dB for all frequencies

(iv)Gain circles:



PCB Testing Results:

On verifying the results on Vector Network Analyzer EE5071c we get the following plot:



At 520 MHz we were getting a gain of 2.4935 dB.

Challenges in schematic and biasing

- 1. How to approach
- 2. We thought we'd be able to satisfy the constraints using matching but we had to tune components independently to satisfy the constraint on s11
- 3. Tuning the components such that the values are realisable
- 4. Biasing the components in order to satisfy the constraints such as the required current