Report

1. Circuit and description of operation including hand analyses.

- circuit: page 12

- hand analyses: page 15 onwards

- table of parameters hand analysis vs SPICE: page 14

 2. SPICE or Cadence outputs. Fit each output graph on one page. Submit zoomed-in figures for settling time simulations to demonstrate 0.5% settling in both directions. - all specifications from pages 2-11

3. Table comparing SPICE performance with design objectives.

- page 13

4. Discussion of circuit performance with special attention to unique areas in your design which helped/hurt your specs.

- page 13

Specification 1: Met

Maximum Settling Time: 8.0ns/8.0ns to within 0.5% of the output step size, settling up/settling down (output going up AND down). You need to meet specs in both directions.

Testbench:

Result:

where

t_settle1 = (settlingTime($v('/net4'')$?result "tran") 2e-08 t 4.5e-08 t 0.5) – 2.0005e-08) \overline{t} _settle2 = (settlingTime(v("/net4" ?result "tran") 4.5e-08 t 7e-08 t 0.5) - 4.5005e-08)

Zoomed in results:

 \mathbf{r}

 $640.0 -$

 $|$ /net4

Specification 2: Met

DC Power Consumption measured with VIN=0.5 and (VOUT=0.5) in Fig. 1: 1.5mW. Includes power from the 1.0 and 0.5 volt supplies, and the ideal current source.

Testbench and result:

No current source used in design. Only this one DC source of 1V and CM of 0.5V. DC source power: $1.41mA*1V = 1.41mW$ 0.5V CM power: 8.258nA*0.5V = 4.129nW Total power ~ 1.41 mW ≤ 1.5 mW

Specification 3: Met Thermal Noise: < 300 uV rms, output referred, in the configuration shown in Fig. 1. Integrate output noise from 1MHz to 500 MHz. Testbench:

Specification 4: Met DC Small Signal Differential Gain (measured open-loop): > 1,200

Testbench:

Results:

At 10kHz, gain of 10336.5. Gain>1200 till 163.731kHz.

Specification 5: Met

Output Swing (measured open-loop without any load): Within 0.25 V of both VDD=1.0 and AGND=0. (Defined as max. output range for which the incremental gain vo/vid is still at least 500)

Testbench:

Specification 6: Met Phase Margin 1pF load: At least 60deg at the feedback factor f=0.5 (i.e., gain-of-2 crossover).

Testbench:

Results:

Phase margin of 66.904 deg at gain-of-2 crossover frequency of 96.1127MHz. Phase margin of 60 deg at 125.808MHz where the gain is 1.51134.

Specification 7: Not Met (35dB instead of 40dB) PSRR+(from VDD) >40 dB at DC-10MHz

Testbench:

Red curve: $ap = 0.5V$, $am = -0.5V$, $adc = 0V$ Yellow curve: $ap = 0V$, $am = 0V$, $adc = 1V$

40dB till 1.4MHz 35.42469dB at 10MHz

Specification 8: Not Met (35dB instead of 40 dB) CMRR >40 dB at VCM=+0.5, DC-10MHz

Testbench:

Results:

Red curve: $ap = 0.5V$, $am = -0.5V$, $adc = 0V$ Yellow curve: $ap = 1V$, $am = 1V$, $adc = 0V$

35.3279dB at 10MHz

Op-Amp Schematic: FC-CS design

Parameters:

All transistors are of the same length l=120n. Compensation capacitance of 1pF is used. Resistor divider is used from the power supply to bias. Width of transistors is variable as shown in the above table.

Biasing voltages are such that:

Gate of M3 is at Vnb1 = 703.2 mV

Gates of M8 and M9 are at V nb2 = 602.4m V

Gates of M6 and M7 are at Vpb2 = 521.8mV

Gates of M4 and M5 are at $Vpb1 = 451.3 \text{mV}$

Discussion:

Unfortunately, my op-amp falls short of CMRR and PSRR specifications by less than 5 dB. I think the PSRR falls short as 7 transistors (or 4 bias voltages) are directly controlled by the power supply through a resistor network which does little to mitigate the noise. The noise is hence reaching the output. Impedances at both the terminals are not perfectly matched (We also see an offset of about 0.36mV). This probably results in bad CMRR. On the other hand, this opamp provides a much higher open loop gain than that asked in the specifications (about 10x more), with a 65deg+ phase margin at gain-of-2 frequency, which makes it very stable. The settling times are both less than 7ns, again better than the asked for 8ns. It has a great output swing with almost the entire output range (Vout>82.5mV) giving a gain >500. There is no ideal current source used, which would be difficult to make and the entire opamp works from just one power supply. (VCM is used just for input, not biasing). Started design with the above parameters. Wasn't able to meet specifications. Started changing biases and widths to first obtain correct gain and phase. Then, settling time and noise. Output swing automatically achieved.

Table- hand design vs SPICE parameters:

ن -- - - - - \sim \sim \sim \sim \sim \sim Parameter	Value: Hand design	Value: Final
W	160u	160u
\vert 1	120n	120n
w1, w2	W	W
w3	W	W
w4, w5	W	$.8*$ w
w6, w7	W	$.9*$ w
\vert w8, w9	W	$.6*$ w
\vert w10, w11	W	$.08*$ w
w13	W	$.8*$ w
w14	W	$\mathbf W$
$\mathsf C$	1pF	1pF
Vnb1	.58V	.703V
Vnb ₂	.55V	.602V
Vpb1	.48V	.522V
$ V$ _p b ₂	.42V	.451V

Major changes: Vnb1 goes up by almost 0.12V than calculated. w10-11 are much lower, w8-w9 are half. Rest same or similar to hand calculations with minor changes.

Hand design:

As donc in peut 5, we generale on vs In, sain vs In, fivel plots The difference is we don't known what the unit gain frequency is, and we are free to choose what we want Let's hour a gain-of-2 frequency of roomHz. (Here we want PM @>60 deg. Dan't care about stability at unit gain). f_7 = 10X (2x100M) = 2 biHz. Input is at nones this time (unlike PSET 5) $RUH_3 \rightarrow I_D \sim 555.366nA/for L=120nm$ with a $g_m r_\delta = 185$. folded cascode has a gain of \sim (ginr)² > which is good. (Keeping, higher as might drop later). $gm = 9 \mu s$. De foad cap? diff $60 = 22600$ $1m - 19049 + n \times 100 \times 2 \times 10^{6}$ Goston we don't have anyels :- 1 0-58 E/1 PF ? $Gm_2 = 2Gm$

0

Slew Rall =
$$
\frac{min(I_1, I_2)}{C_2}
$$

\n $C_2 = \frac{m_1}{w_1}$
\n $u_{\text{unify-gain}}$
\n $u_{\text{unify-gain}}$
\n $2n \times b \cdot \frac{2 \times 10^{-3}}{w} = 1 \times 10^{-6}$
\n $w = 140 \text{µm}$ (for higher) flux: $w = 160 \text{ µm}$.)
\n g_{Luv} Ratt = $\frac{min(I_1, I_2)}{C_2}$
\nIn specification 1: Ltep sigt = 0.2V.
\nInt the *U* current and
\n $u_{\text{unif and end}}$ find the time
\n $u_{\text{unif and end}}$ find the time
\n $u_{\text{unif and end}}$

 $t_s = 8 \text{ ns}$ given.

$$
7 = \frac{8}{5.52} = 1.45 \text{ n}.
$$

 $: 0.2 V < 8$ lew rate x $+45nS$

 1.38×10^8 < slew rate

$$
C_2 = 1pF
$$
, $CC = 1pF(\frac{1}{2}0.52)$

$$
min(I_1, I_2) > 10^{-12} \times 2 \times 1-38 \times 10^{-8}
$$

additional
top in car
Cap higher

min (I,, I,), > 0.276 m A or 276 uA.

3,

 300×10^{-6} = 140×10^{-6} x $(v_{45} - 0.52)^2$ x $28 - 9.9 \times 10^{-8}$ X 120×10^{-9} \mathcal{Q} . $1.411.44$ $C_{0x} = 8.854 \times 10^{-12} \times 3.9$ $S I$ $\mu \text{m} \text{m} \text{m} = 28.73 \text{ m} \text{ F/m}^2$ $1 - 2x10-9$ Running 1200, In with Vus-06V, Vos-00 to IV to obtain mobility in saturation $(VDS = 0.3V)$ Bettes method in la just simulate nous with W: 140M, L=120n and see what Vus gives 300M. $V_{U1}S = 505 \text{mV}$. - 300 UA. $\left(V_{03} = 0.6 V\right)$. for PMOS. V_{B4z} 470mv - 300MA ($V_{50} = 0.6V$) Another way to took; we can assign current from. poiner consumption spec. Total current > 1.5 m A $4.5mA$ $1m$ A Current misson

 ω . \mathcal{C} $V_5 - V_{\text{th}} \overbrace{V_1} \longrightarrow M U_1 M U_2$ at $2i_{3}$ = Kn $\frac{w_{10}}{1}$ $(v_{5}-v_{\text{th}})^{2}$ V_5 > $V_n b_2 - V r h n$. \rightarrow $m g$, $m g$ sat or. Vnb2 <VHi sweak inv subtreatfold. $2i_{3}$ = $kn \frac{w_{8}}{L}$ (Vnb2-VTM)² on exp relation.
Io e^{quas}/i.skT. for ease assume it's saturaled. $Vthn \sim 0.51V$ UV^{h} N^{h} 0.37 Put 4-5 $Vnb^{2} < 0.66V$ $Vnb2$) $0.51V$. 50.51 <Vnb2 <0.66 $V_5 + V_{\text{thn}} > V_{\text{n}} b2$
 $\approx V_{\text{out}}$
 $\approx V_{\text{n}}$ Willbrand av Collection $\begin{array}{c}\n\mu \text{ m}^n \\
\downarrow \\
\downarrow \\
\downarrow \\
0.15 \vee\n\end{array}$ Vout min

$$
\frac{2c_{3}+i_{1}}{8} = k_{1}k_{2}(\sqrt{200}-V_{1}b1-V_{1}b) - \sqrt{200} \times 4.5 \times 6.5
$$
\n
$$
V_{00}-V_{3} > V_{0.0} - V_{1}b1-V_{1}b_{1}.
$$
\n
$$
V_{1}b1+V_{1}b1+V_{2} > V_{3} \Rightarrow V_{3} = V_{1}b1+V_{1}b_{1}P.
$$
\n
$$
2i_{3} = k_{1}k_{1}k_{1}(\sqrt{20}-V_{1}b2-V_{1}b) - \sqrt{200} \times 4.5
$$
\n
$$
2i_{3} = k_{1}k_{2}(\sqrt{20}-V_{1}b2-V_{1}b) - \sqrt{200} \times 4.5
$$
\n
$$
V_{1}b2+V_{1}b1+V_{1}b2+V_{2}b2+V_{3}V_{1}b2+
$$

$$
\frac{1}{3} + \frac{1}{2} > 300 \text{ u} \rightarrow \text{from previous}
$$
\n
$$
= \text{seu} \text{ sat}
$$
\n
$$
= \text{ca} \text{uulation}
$$

 $Cq n 4 \rightarrow 0.6 \times 10^{-18} = 1.38 \times 10^{-5} \times 160 \times 10^{-6}$ (0.63- V_{Pb1})

 V $Pb1 = 0.48V$

i igity = 300 un Cfor alwere value).

 $I_3 = 50uA$

 $A =$

 $10^{-2} \frac{\sqrt{360 \times 10^{-6}}}{1.36 \times 10^{-5}} \times \frac{160 \times 10^{-6}}{120 \times 10^{-9}} \left(0.48 - Vp_{b2}\right)^{2}$

 $V\rho b2 = 0.42V$

 $I_3 = \frac{k_B}{2} \frac{w_6}{1} \frac{(nb_2 - V + h^2)}{v_1}$ $m8, M9$. $v_{5}-\gamma_{1} > v_{nb2}-\gamma_{1} - v_{mn}$ $i_3 = \frac{Kn}{2} \frac{W10}{L} (V_s - V11n)^2$ $V5-Vthn > V1$

University condition:

\n
$$
\begin{aligned}\n\text{Let} \quad & Vs-Vthn=V, \\
& \therefore \quad i_{3} = \frac{k_{n}}{2} \frac{w_{e}}{L} \left(V_{n}b_{2} - W_{n}b_{n} - V_{s} \right)^{2} \\
& \therefore \quad i_{3} = \frac{k_{n}}{2} \frac{w_{10}}{L} \left(V_{s} - V_{n}b_{n} \right)^{2} \\
& \therefore \quad i_{3} = \frac{k_{n}}{2} \frac{w_{10}}{L} \left(V_{s} - V_{n}b_{n} \right)^{2} \\
& \therefore \quad i_{3} = \frac{k_{n}}{2} \frac{w_{10}}{L} \left(V_{s} - V_{n}b_{n} \right)^{2} \\
& \therefore \quad i_{3} = \frac{k_{n}}{2} \frac{w_{10}}{L} \left(V_{s} - V_{n}b_{n} \right)^{2} \\
& \therefore \quad i_{3} = \frac{k_{n}}{2} \frac{w_{10}}{L} \left(V_{s} - V_{n}b_{n} \right)^{2}\n\end{aligned}
$$

 $V_5 = 0.53V.$

 $\sqrt{5}$

$$
50\times10^{-6}=\frac{1.63\times10^{-4} \times 160\times10^{-6}}{2} \left(\text{Vnb2}-0.63\right)^{2}
$$

 $Vn b2 = 0.55V$

Au transistors used are W. May have to