Report

1. Circuit and description of operation including hand analyses.

- circuit: page 12

- hand analyses: page 15 onwards

- table of parameters hand analysis vs SPICE: page 14

2. SPICE or Cadence outputs. Fit each output graph on one page. Submit zoomed-in figures for settling time simulations to demonstrate 0.5% settling in both directions.- all specifications from pages 2-11

3. Table comparing SPICE performance with design objectives.

- page 13

4. Discussion of circuit performance with special attention to unique areas in your design which helped/hurt your specs.

- page 13

Specification 1: Met

Maximum Settling Time: 8.0ns/8.0ns to within 0.5% of the output step size, settling up/settling down (output going up AND down). You need to meet specs in both directions.

Testbench:



Result:

_	ivame/signal/cxpr	value	PIOL	Save	Sd
1	vout_net4		~		allv
2	t_settle1	6.942n	V		
3	vin_net3		V		allv
4	t_settle2	6.113n	V		

where

t_settle1 = (settlingTime(v("/net4" ?result "tran") 2e-08 t 4.5e-08 t 0.5) – 2.0005e-08) t_settle2 = (settlingTime(v("/net4" ?result "tran") 4.5e-08 t 7e-08 t 0.5) - 4.5005e-08)



Zoomed in results:





At 3x the settling time

T

640.0

620.0

/net4

Specification 2: Met

DC Power Consumption measured with VIN=0.5 and (VOUT=0.5) in Fig. 1: 1.5mW. Includes power from the 1.0 and 0.5 volt supplies, and the ideal current source.

Testbench and result:



No current source used in design. Only this one DC source of 1V and CM of 0.5V. DC source power: 1.41mA*1V = 1.41mW0.5V CM power: 8.258nA*0.5V = 4.129nWTotal power ~ 1.41 mW < 1.5 mW Specification 3: Met Thermal Noise: < 300 uV rms, output referred, in the configuration shown in Fig. 1. Integrate output noise from 1MHz to 500 MHz. Testbench:





Specification 4: Met DC Small Signal Differential Gain (measured open-loop): > 1,200

Testbench:



Results:



At 10kHz, gain of 10336.5. Gain>1200 till 163.731kHz.

Specification 5: Met

Output Swing (measured open-loop without any load): Within 0.25 V of both VDD=1.0 and AGND=0. (Defined as max. output range for which the incremental gain vo/vid is still at least 500)

Testbench:





Specification 6: Met Phase Margin 1pF load: At least 60deg at the feedback factor f=0.5 (i.e., gain-of-2 crossover).

Testbench:



Results:



Phase margin of 66.904 deg at gain-of-2 crossover frequency of 96.1127MHz. Phase margin of 60 deg at 125.808MHz where the gain is 1.51134.

Specification 7: Not Met (35dB instead of 40dB) PSRR+(from VDD) >40 dB at DC-10MHz

Testbench:





Red curve: ap = 0.5V, am = -0.5V, adc = 0VYellow curve: ap = 0V, am = 0V, adc = 1V

40dB till 1.4MHz 35.42469dB at 10MHz

Specification 8: Not Met (35dB instead of 40 dB) CMRR >40 dB at VCM=+0.5, DC-10MHz

Testbench:







Red curve: ap = 0.5V, am = -0.5V, adc = 0VYellow curve: ap = 1V, am = 1V, adc = 0V

35.3279dB at 10MHz

Op-Amp Schematic: FC-CS design



Parameters:

_	Name	Value
1	r	2.5K
2	с	1р
3	1	120n
4	w	160u
5	w1	w
6	w3	w
7	w4	.8*w
8	wб	.9*w
9	w8	.6*w
10	w10	.08*w
11	w13	.8*w
12	w14	w

All transistors are of the same length l=120n. Compensation capacitance of 1pF is used. Resistor divider is used from the power supply to bias. Width of transistors is variable as shown in the above table.

Biasing voltages are such that:

Gate of M3 is at Vnb1 = 703.2mV

Gates of M8 and M9 are at Vnb2 = 602.4mV

Gates of M6 and M7 are at Vpb2 = 521.8mV

Gates of M4 and M5 are at Vpb1 = 451.3mV

Specification	SPICE performance
Maximum Settling Time: 8.0ns/8.0ns to within 0.5% of the output step size, settling up/settling down	Settling down: 6.942ns, Settling up: 6.113ns
DC Power Consumption measured with VIN=0.5 and (VOUT=0.5): 1.5mW.	1.41mW
Thermal Noise: < 300 uV rms, output referred. Integrate output noise from 1MHz to 500 MHz.	284.5u
DC Small Signal Differential Gain (measured open-loop): > 1,200	10336.5
Output Swing (measured open-loop without any load): Within 0.25 V of both VDD=1.0 and AGND=0. (Defined as max. output range for which the incremental gain vo/vid is still at least 500)	We see an output swing of 82.4929mV to 1V where gain>500. At 249.527mV, gain=5.28331k At 751.633mV, gain=7.9436k
Phase Margin 1pF load: At least 60deg at the feedback factor f=0.5	66.904 deg at gain-of-2 crossover frequency of 96.1127MHz.
PSRR+(from VDD) >40 dB at DC-10MHz	PMRR = 40dB till 1.4MHz 35.42469dB at 10MHz
CMRR >40 dB at VCM=+0.5, DC-10MHz	CMRR = 35.3279dB at 10MHz

Discussion:

Unfortunately, my op-amp falls short of CMRR and PSRR specifications by less than 5 dB. I think the PSRR falls short as 7 transistors (or 4 bias voltages) are directly controlled by the power supply through a resistor network which does little to mitigate the noise. The noise is hence reaching the output. Impedances at both the terminals are not perfectly matched (We also see an offset of about 0.36mV). This probably results in bad CMRR. On the other hand, this opamp provides a much higher open loop gain than that asked in the specifications (about 10x more), with a 65deg+ phase margin at gain-of-2 frequency, which makes it very stable. The settling times are both less than 7ns, again better than the asked for 8ns. It has a great output swing with almost the entire output range (Vout>82.5mV) giving a gain >500. There is no ideal current source used, which would be difficult to make and the entire opamp works from just one power supply. (VCM is used just for input, not biasing). Started design with the above parameters. Wasn't able to meet specifications. Started changing biases and widths to first obtain correct gain and phase. Then, settling time and noise. Output swing automatically achieved.

Table- hand design vs SPICE parameters:

Parameter	Value: Hand design	Value: Final
w	160u	160u
1	120n	120n
w1, w2	w	w
w3	w	w
w4, w5	w	.8*w
w6, w7	w	.9*w
w8, w9	w	.6*w
w10, w11	w	.08*w
w13	w	.8*w
w14	w	W
с	1pF	1pF
Vnb1	.58V	.703V
Vnb2	.55V	.602V
Vpb1	.48V	.522V
Vpb2	.42V	.451V

Major changes: Vnb1 goes up by almost 0.12V than calculated. w10-11 are much lower, w8-w9 are half. Rest same or similar to hand calculations with minor changes.

Hand design:

As done in pset 5, we generate Om Vs In, gain vs In, forvst plots The difference is we don't known what the unit gain frequency is, and we are free to choose what we want. Let's houre a gain - of 2 frequency of 100mHz. (Here we want PM @>60 deg. Don't care about stability at unit gain), fT= 10x (2×100M) = 2 GHZ. Input is at nones this time (unlike PSET 5) 2443-Jo~ 555.366nA/-for L=120nm. with a gmrs =185. folded canode has a gain of ~ (gmr)2 -> which is good. (keeping, higher as might drop later). gm= 9,115. Plad Cap? Hrs Ec= 22 (200) Im - 100x9 xn 200 x2 XAXLOS6. Contar we don't have anye Rz. Brie we have GELPE, CE->0-SPE/IPF? $Gm_2 = 2Gm_1$

0

$$().$$

$$\int \frac{dw}{dt} = \frac{1}{1} \frac{1}{\sqrt{2}} \frac{1$$

ts= 8ns given.

$$7 = \frac{8}{5.52} = 1.45 \, \text{ns}$$

: 0.2 V < slew rate × 1.45ns.

1.38 × 108 { slew rate

$$C_2 = IPF', CC = IPF(20.59)$$

$$min(I_1, I_2) > 10^{-12} \times 2 \times 1-38 \times 10^{8}$$

additional
tes in case
cap higher.

min (I,, J2), > 0.276m @A on 276uA.

3



300×10-6 = 140×10-6 × (Vus - 0.52)2 × 28-77×10-3× 120×10-9 2. Cox = 8.854×10-12×3.9 SI units = 28-77mF/m2 1-2×10-9 Running 120n, 12 with Vus=0.6V, Vos - oto IV to obtain mobility in saturation [VDS= 0-3V, Better method is to just simulate nonos with W=140M, l=120n and see what Vus gives 300M. Vors = 505mV. - 300MA. (VDS= 0.6V). for pmos. VB4= 470mV -> 300MA (USD = 0.6V). Another way to look; we can assigh current from. pomer consumption spec. Total current -> 1.5 mA so.smA IMA current mirror

$$\frac{V_{PD}}{M_{P}} = \frac{V_{PD}}{V_{P}} = \frac{V_{PD}}{V$$

©. B V5 - Vinno V, -> mid, mill sat. $2i_{3}^{i} = K_{n} \frac{W_{10}}{1} (V_{5} - V_{7hn})^{2}$ V5 > Vnb2-Vthn. -> m8, m9 sat on. Vnb2 (VH) sweak inv subthreshold. $2i_{3} = kn \frac{W_{8}}{L} \left(\frac{Vnb2 - V\pi nn^{2}}{L} \right)^{2}$ on exp relation. 2vus/1.skt. Ice == i3= Io e for ease assume jit s saturaled. VHn~0.51V UMP~ 0.37V. Put 4-5 Vnb2 2 0-66 V. Vnb2 70.51 V . -0.51 (Vnb2 20-66 Vs + Vinn > Vnb2 > vout 0.51 Wellow and Colores 200 Vout min - worst 0.15V . Case

$$2i_{3}+i_{3} = k_{p} \frac{w_{u}}{L} (V_{DD}-V_{P}b_{1}-V_{P}b_{p}) \xrightarrow{2} (0) M^{2} + M^{$$

egn 4 → 0.6×10-1 = 1- 38×10-5×160×10-6 (0-63- VPb1) 120×10-9

Vpb1 = 0.48V

i3+ is = 300 ut (for above value).

13 = 50 UA .

Vpb2= 0.42 V

 $i_{3} = \frac{k_{n}}{2} \frac{W_{6}}{L} \frac{(nb_{2} - V_{fh}^{2})}{V_{5} - V_{1}} M_{6}, M_{7},$ $i_{3} = \frac{K_{n}}{2} \frac{W_{10}}{L} (V_{5} - V_{fh})^{2} \frac{(V_{5} - V_{fh})^{2}}{V_{5} - V_{fh}} > V_{1}$

$$\begin{aligned} & \text{Limiting condition.} \\ & \text{Let} \quad V_{5} - V_{Th} n = V_{1}. \\ & \therefore i_{3} = \frac{k_{n}}{2} \frac{w_{e}}{L} \left(V_{nb2} - V_{th} n - V_{5} \right)^{2}. \\ & \vdots \\ & \frac{1}{2} \frac{k_{n}}{L} \frac{w_{10}}{L} \left(V_{5} - V_{Th} n \right)^{2}. \\ & \frac{1}{2} \frac{k_{n}}{L} \frac{w_{10}}{L} \left(V_{5} - V_{Th} n \right)^{2}. \\ & \frac{1}{2} \frac{1}{2} \frac{k_{10}}{L} \frac{w_{10}}{L} \left(V_{5} - V_{Th} n \right)^{2}. \\ & \frac{1}{2} \frac{1}{2} \frac{k_{10}}{L} \frac{w_{10}}{L} \left(V_{5} - 0.51 \right)^{2}. \end{aligned}$$

6

V5= 0.53V.

$$50 \times 10^{-6} = \frac{1.63 \times 10^{-4} \times 160 \times 10^{-6}}{2} \left(\frac{\text{Vnb2} - 0.53}{\text{Vnb2}} \right)^2$$

$$\frac{1.63 \times 10^{-4} \times 160 \times 10^{-6}}{\text{Vnb2} \times 10^{-9}}$$

$$\frac{1.63 \times 10^{-4} \times 160 \times 10^{-6}}{\text{Vnb2} \times 10^{-9}}$$

All transistors used are W. May have to change widths later.